

Course code	Course Name	L-T-P-Credits	Year of Introduction
IT201	Digital System Design	3-1-0-4	2016
<b>Prerequisite : Nil</b>			
<b>Course Objectives</b> <ol style="list-style-type: none"> <li>1. To impart an understanding of the basic concepts of Boolean algebra and digital circuit design.</li> <li>2. To provide familiarity with the design and implementation of different types of practically used combinational and sequential circuits.</li> <li>3. To provide an introduction to Hardware Description Language</li> <li>4. To expose the students to basics of arithmetic algorithms</li> </ol>			
<b>Syllabus</b> Introduction to Number Systems, Boolean Algebra, Canonical Forms, Logic Gates, Digital Circuit Design - Combination Logic Circuit Design, Sequential Circuit Design, Registers, Counter, Memory modules, Programmable Logical Arrays, Hardware Description Language for Circuit Design, Case study with VHDL, Arithmetic algorithms			
<b>Expected Outcomes</b> Student will be able to:- <ol style="list-style-type: none"> <li>1. Apply the basic concepts of Boolean algebra for the simplification and implementation of logic functions using suitable gates namely NAND, NOR etc.</li> <li>2. Design simple Combinational Circuits such as Adders, Subtractors, Code Convertors, Decoders, Multiplexers, Magnitude Comparators etc.</li> <li>3. Design Sequential Circuits such as different types of Counters, Shift Registers, Serial Adders, Sequence Generators.</li> <li>4. Use Hardware Description Language for describing simple logic circuits.</li> <li>5. Apply algorithms for addition/subtraction operations on Binary, BCD and Floating Point Numbers.</li> </ol>			
<b>Text Books:</b> <ol style="list-style-type: none"> <li>1. Mano M. M., <i>Digital Logic &amp; Computer Design</i>, 4/e, Pearson Education, 2013.</li> <li>2. Charles H Roth ,Jr, Lizy Kurian John, <i>Digital System Design using VHDL</i>,2/e, Cengage Learning</li> </ol>			
<b>References:</b> <ol style="list-style-type: none"> <li>1. Tokheim R. L., <i>Digital Electronics Principles and Applications</i>, 7/e, Tata McGraw Hill, 2007.</li> <li>2. Mano M. M. and M. D Ciletti, <i>Digital Design</i>, 4/e, Pearson Education, 2008.</li> <li>3. Rajaraman V. and T. Radhakrishnan, <i>An Introduction to Digital Computer Design</i>, 5/e, Prentice Hall India Private Limited, 2012.</li> <li>4. Leach D, Malvino A P, Saha G, <i>Digital Principles and Applications</i>, 8/e, McGraw Hill Education, 2015.</li> <li>5. Floyd T. L., <i>Digital Fundamentals</i>, 10/e, Pearson Education, 2009</li> <li>6. M. Morris Mano, <i>Computer System Architecture</i>, 3/e, Pearson Education, 2007.</li> <li>7. Harris D. M. and, S. L. Harris, <i>Digital Design and Computer Architecture</i>, 2/e, Morgan Kaufmann Publishers, 2013</li> </ol>			

## COURSE PLAN

Module	Contents	Contact Hours	Sem. Exam Marks
<b>I</b>	Number systems – Decimal, Binary, Octal and Hexadecimal – conversion from one system to another –representation of negative numbers – representation of BCD numbers – character representation – character coding schemes – ASCII – EBCDIC etc  Addition, subtraction, multiplication and division of binary numbers (no algorithms). Addition and subtraction of BCD, Octal and Hexadecimal numbers  Representation of floating point numbers – precision –addition, subtraction, multiplication and division of floating point numbers	10	<b>15%</b>
<b>II</b>	Introduction — Postulates of Boolean algebra – Canonical and Standard Forms — logic functions and gates  Methods of minimization of logic functions — Karnaugh map method and Quine- McClusky method  Product-of-Sums Simplification — Don't-Care Conditions.	09	<b>15%</b>
<b>III</b>	Combinational Logic: combinational Circuits and design procedure — binary adder and subtractor — multi—level NAND and NOR circuits — Exclusive-OR and Equivalence Functions.  Implementation of combination logic: parallel adder, carry look ahead adder, BCD adder, code converter, magnitude comparator, decoder, multiplexer, demultiplexer, parity generator.	09	<b>15%</b>
<b>IV</b>	Sequential logic circuits: latches and flip-flops – edge triggering and level-triggering — RS, JK, D and T flipflops — race condition — master-slave flip-flop.  Clocked sequential circuits: state diagram — state reduction and assignment — design with state equations	07	<b>15%</b>
<b>V</b>	Registers: registers with parallel load - shift registers  universal shift registers – application: serial adder.	08	<b>20%</b>

	Counters: asynchronous counters — binary and BCD ripple counters — timing sequences — synchronous counters — up-down counter, BCD counter, Johnson counter, Ring counter		
<b>VI</b>	Memory and Programmable Logic: Random-Access Memory (RAM)—Memory Decoding—Error Detection and Correction — Read only Memory (ROM), Programmable Logic Array (PLA). <i>HDL</i> : fundamentals, combinational logic, adder, multiplexer. Case Study : Implementation of 4-bit adder and 4-bit by 4-bit multiplier using VHDL  Arithmetic algorithms: Algorithms for addition and subtraction of binary and BCD numbers, algorithms for floating point addition and subtraction , Booth's Algorithm	<b>10</b>	<b>20%</b>

**QUESTION PAPER PATTERN (End semester examination)**

Maximum Marks : 100

Exam Duration: 3 hours

Part A –( Modules I and II) 2 out of 3 questions ( uniformly covering the two modules) are to be answered. Each question carries 15 marks and can have a maximum of 4 sub divisions

Part B – (Modules III and IV) 2 out of 3 questions ( uniformly covering the two modules) are to be answered. Each question carries 15 marks and can have a maximum of 4 sub divisions

Part C – (Modules V and VI) 2 out of 3 questions ( uniformly covering the two modules) are to be answered. Each question carries 20 marks and can have a maximum of 4 sub divisions